The PPRC topologies discussed earlier were applies as a DC-DC transformer with a fixed 'DC' transfer ratio [3] [4] [5] . It was also demonstrated that a variable transfer ratio can be achieved by PWM like operation carried on packets of synchronously rectified sinusoidal signals [3] . The main disadvantage of this approach is the relatively low frequency of the resulting PWM waveform which calls for heavy output filtering, loosing thereby the main advantages of the high switching frequency of the PPRC.
In this study we propose a new modification to the PPRC topology: The Capacitive Loaded Push-PulI Parallel-Resonant Converter (CL-PPRC) in which the DC transfer ratio is variable. Unlike the case of the Synchronously-Rectified DC-DC Converter described earlier [3] , the new topology maintains the high frequency base-band throughout. The proposed topology has many features that make it especially suitable for the design of DC-DC converters for high output voltage. This study was inspired, in fact, by a need for high voltage supply for avionic application.
I. INTRODUcrION

II. THE PROPOSED TOPOLOGY
The basic PPRC power stage of Fig. 1 is built around a push-pull configuration (Ql, Q2) and a resonant network (Lr, Cc). The power stage is driven by a symmetrical square wave (fs) such that: fs 5: fosc (I) where fosc is the self oscillating frequency of the system. The signal generated by the power stage is coupled to the secondary side via an isolating transformer (T2 in Fig. I ), rectified and filtered by an RC network. As will be shown, this filter arrangement makes the voltage transfer ratio of the CL-PPRC dependent on the driving frequency (fs). The behavior of the capacitive loaded PPRC is dramatically different from the LCR loaded one whose voltage transfer ratio is independent of the driving frequency [3] [4] [5] .
The search for smaller and yet highly efficient DC-DC converters has lead investigators to examine resonant [I] and quasi-resonant [2] topologies. The inherent feature of these approaches is the reduction of switching losses at high frequencies by ensuring zero current or zero voltage switching. The resonant topologies proposed hitherto have, however, a major drawback: the fact that the resonant current is passing through the switches. This shortcoming is alleviated to a large extent in the Push-Pull Parallel-Resonant Converter (PPRC) topology which has been presented earlier [3] [4] [5] . This topology has some similarity to the classical current fed inverter [6] and to the push-pull parallel resonant converter [7] described by others.
The main advantage of the parallel resonant configuration is the fact that the resonant current can be locked during most of the switching cycle to within the parallel LC network. Consequently, the heavy resonant current does not pass through the switches during the complete cycle and the conduction losses are therefore lower. When the switching frequency is approaching the resonant frequency the switches are completely free of the resonant current [3, 4] .This feature and the inherent nature of zero voltage switching of the PPRC make it a viable candidate for high frequency converters.
The un/oaded power stage. The fundamenml features of the PPRC will be described by considering the case of the unloaded PPRC. That is, when T2 (Fig. I) is disconnected. If the condition of equation (I) holds, and assuming (4Lin>Lr) the expected volmges across the switches will be as shown in Fig 2. For each half cycle of the switching frequency (fs) we recognize two phases: A resonant phase (1) and a Boost phase (II) (Fig. 3) . In the resonant phase (phase 1) one transistor, say Q2, is conducting while the other one is in cut off. Consequently, the voltage of vdsl (Fig. 2) will follow that of a sinusoidal wave with a basic frequency of (fr>. Since fs < fr (equation 1), vdSl will reach zero before the transistors are toggled. Once the voltage of vdsl becomes negative, the antiparallel diode (0 1) will start conducting and the power stage will enter phase (II). In this phase, the inductor (Lr) and capacitor (Cr) are effectively shorted tO ground at their both ends (through Q2 and 01). Consequently, Lin is in fact shorted to ground, resembling the Boost topology. At the toggle instance T s/2 (T s= l/fS>, Q2 will be driven into cut-off while Q 1 will be driven into conduction and the power stage will enter again phase (I) for the second half cycle of fs. It should be noted that at the beginning of phase (I) the voltage of the resonant capacitor (Cr> is zero. Consequently, Q2 2 Vc = Ts switching from 'on' to 'off is carried out at zero voltage.Similarly, Ql switches from 'off (but with a conducting Dl) to 'on' at zero voltage. That is, the PPRC operation is characterizes by Zero Voltage Switching (ZVS). The expected voltage across the tank are half sine-waves (Fig. 2) separated by a dead time of zero voltage across both switches.
The 'steady state' peak voltage across the tank can be derived by applying the constraint that the steady state average voltage at the primary center tap of TI (Vc) (Fig. 1 ) must be equal to Vin [4, 5] . This is a consequence of the fact that, if finite currents are assumed, the average voltage across the inductor must be zero. Hence:
= Vin (2) 7t Ts (3) where:
Ts ~ Tr
The CR loaded PPRC. When the load is connected to the PPRC via a capacitive filter (Fig. 1) we distinguish four phases (Figs. 4 ) : (I) the resonant rise (to -tv, (II) capacitor charge (tl -t2>, (III) resonant fall (t2 -t3) and (IV) inductor charge (t3 -f4). Comparing the CL-PPRC waveforms to those of the unloaded PPRC (Fig. 2) we fmd here a 'capacitor charge' phase (III) when the output capacitor and load are connected in parallel to the resonant tank. During this operational stage, energy is transferred from the primary to the secondary side. Examination of the the simplified equivalent circuit of the four phases ( The continuous time equations of the four stages of the CL-PPRC were developed under two assumptions: I. Iin and Vo do not change appreciably during one cycle.
Therefore, the input inductor and the output capacitor are considered to be a current source and a voltage source . respectively. 2. The forced switching frequency (fs) is lower than the self oscillating frequency (fosc) (Fig. 4) ; t e (tl , t2) vc(t) = (6) ; 1 E (12 , 13)
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At steady state, the average voltage across (LiD) must be zero ( Fig. 1,2 By substituting (43) back into (42), the condition of (42) can be rewritten as:
For this operating condition the output power (Po) will be: Sb'ay inductance of the b'ansformer (T2) will give rise to a parasitic oscillation during phase (II). This oscillation is due to a resonance interaction of the stray inductance and the primary resonant capacitor (Fig. 6) . Consequently, the ex~ted waveform (Fig. 7) will include an overshoot (Am). The overshoot is estimated under the assumption that Lr is larger than the sb'ay inductance as seen from the primary (Lpr) and that Lin> 4Lr. That is, we assume that the parasitic resonant circuit (Fig. 8) is driven by a constant current source (Ipr).
The differential equations for the approximate model of 
The initial conditions of the parasitic resonance period:
Assuming that Ipr = ip(tl), the upper boundary of the overshoot will be:
and the explicit solutions of (48) and (49) are:
Substituting (57) into (56) we find:
where:
Vc:
. I --I .
Am = ip(t1)Zpr
From (8) and (16) : VI. RESUL TS AND DISCUSSION including the magnitude of the overshoot (Am, Fig. 7 , equation 58, Fig. 9, Fig. 10 ).
The voltage transfer ratio of the experimental CL-PPRC (Fig. 12 ) was found to follow the theoretical prediction (equation 41). This validates the conjecture, made above, that the parasitic oscillations should have little effect on the overall voltage transfer ratio. The overall efficiency of the experimental system, for an output power level of about 180 Watts, was found to approach 90% at a nominal output of 1.8 KV (Fig. 13) .It is estimated that the major power loss are dissipated by the MOSFET switches (II W) and the resonant inductor (5W). Beyond 180W, the efficiency deteriorates mainly due to conduction losses of the MOSFET switches and anti-parallel diodes. These resonant CUITent losses are v..,". HSPICE simulations [8] was used to validate the assumptions concerning the modes of operation and the correctness of the analytical expressions. The simulations were carried out for the parameters of the experimental CL-PPRC. The typical simulation results depicted in Fig. 9 illustrate the basic operation of the CL-PPRC. The resonant inductor current {second trace from bottom) is seen to charge and discharge in a triangular waveform to about :t10 Amp. The flat part at the two extreme values persist during the time that the inductor is shorted (phase IV, Fig. 5 ). It should be noted that only during this segment of time does the resonant current flow through the switches. This duration {~l4, equation 24) will therefore directly affect the conduction losses of the converter. The triangular ouq>ut current (bottom trace, Fig. 9 ) and the fact that the input current to the converter is continuous, resembles the behavior of a Boost converter. As will be shown in a subsequent publication, this resemblance can be applied to derive the small signal model of the converter.
When the stray inductance is included in the simulation, the expected (Fig. 7, equation 58 ) high frequency oscillation develops (Fig. 10) during phase II {Fig. 6) when power is delivered to the output. Consequently, the voltage across the tank {second trace from top, Fig. 10 ) and the output current { bottom trace, Fig. 10 ) will include this parasitic component. However, if the average value of this high frequency oscillation, over the period ~t2, can be assumed to be zero, it should not affect the overall voltage transfer ratio. This is a consequence of the fact that the voltage transfer ratio is a function of the average tank voltage {equation 25).
The results HSPICE simulations of the practical converter {with the parasitic inductance included) were found to be practically identical to the experimental results (Fig. 11) . The excellent agreement is both with regard to the general waveforms and the actual voltage and current values, inductance of dIe output uansformer can, in principle, be used as dIe resonance inductor and dIe output capacitance of dIe MOSFET's as the resonant capacitor. In practice, however ,dlis would call for a transformer widl a large air gap and consequently, an unacceptable increase in dIe leakage inductances. Also, dIe MOSFET's output capacitances is too small compared to dIe resonant capacitor (lOnF) required to maintain a low enough characteristic impedance (Zr equations , 17 and 59) and dlerefore can not replace the resonant capacitor. Furthermore, splitting dIe capacitor into two capacitors which are connected in parallel to dIe main switches (Ql and Q2 , Fig. 1 ), is undesirable since it will drive dIe resonant current dlrough the switches. The Boost type operation of the CL-PPRC can be useful in the realization of high frequency high output voltage DC-DC converters. Initial experimental results suggest that operating frequencies of 1-2 MHz can be realized with off-the-shelf low cost components. The major drawback of dIe proposed CL-PPRC is the relatively high sensitivity to load changes. This however can be overcome by a suitable controller. This estimate assumes that the current stress of the main switches and the output rectifiers are not limiting factors. As a means for enhancing power density, the magnetizing
